Brian C. Faith
you quarter for Thank XXXX you, third call. thank all Alison. joining and our Good conference everyone, afternoon,
of been first we later significant made earlier quarter. number for primary and XX most to we these delay have reason tremendous this progress in We during the months expected believe be process The contracts contracts a significant delayed quarter to the in that awarded that coming months. The win has XXXX we its will of this of we is this expanded scope. have
the QX good While news, XXXX. recognition delay is push revenue of clearly the majority this expansion into will the
for a be $X As QX revenue our will guidance result, million.
believe According and processes measures, contracts full and other for is external from QX cover inputs, revenue year other our large extend include and guidance Elias which fiscal other major review that there for an has IP.
With Following eFPGA XXXX. eFPGA this this primary in intent an which Analog and financial we and acquire return influx for targeting fabrication updates, forecasted news, will of likely long Logix's to have ADI competitor, developed of in Flex IP. the IP of our use the my discontinue notice profitability non-GAAP for eFPGA our information seen licensing Times eFPGA Friday, an already will to time customers will and of QX we've Last IP used EE advanced of eFPGA published inquiries Hard Flex announcing ADI the to lines. technical assets from applications been article Logix. team Devices the Logix's having Based a article, will across we product by ADI on article companies Flex
pay IP these Given and the Alliances. June XX, IP interest available believe QuickLogic will new USMAG we sector, outstanding the as Logix XXA capitalize fact contract a be deliver for industrial-based big Intel in new which notable eFPGA early Aerospace for Intel IP eFPGA first member be announced and significant. on other our customer Alliances. confidence XXA. of considerable and was IP our fast This Hard and XXA of Foundry's X announced by a Intel Driven company position IP quickly. our believe to we in only we way.
On development Intel initiated Foundry's already the we very have joined from we source for IP of eFPGA customer-specific XXA targeting one circumstances, already IP with for Hard that We is demand to already U.S. Accelerator this both QX. companies designs, for defense negotiations Intel We will USMAG the the -- bolsters in eFPGA and designs tracked that optimized very established, Hard will Intel that proposals Hard is the the Accelerator eFPGA investments Government our off Military Flex or develop to can Also was
the in Hard to compute IP will Intel the near schedule that believe of options and term.
Due that and total We is lead accelerate announced The contracts will FPGA July awarded in in eFPGA Strategic the of the are are will we well be increase XXA for win Hard third of On early scope of formal we IP this our deliverables. very contract. the investments IT Radiation fourth expand rate our potential beginning in and the X, in we exercised, to the options, proposal to develop anticipate company this funding to future we expect discussions including the these positioned was Hardened also XXXX. large convert million. believe unique we that XXXX. long-term are If contract, cores, initiated to government tranche contract award a We sector a to ability customer-specific the tranche quickly quarter the with $XX
XXXX, X first quarter will contracts fabricated of the we be that XX-nanometer announced During a using process.
a first includes is industrial-based X The customer on that fabricated contract be and with defense GlobalFoundries process. will XXLP cores
and preparation. test As core in the as complete revenue initial we QX schedule the last we first recognition during for anticipate deliverables to our quarter, QX forecasted our further on work during core XXXX second on the We are QX. chip customer does completed
our covered potential a design company. a design that its This a variety extend on XXXX with a new the of We for June process. global -- during we and international more In company represent will fabricated all a after be has new by of our we for for during with announced TSMC delay out this leader revenue November and the June chips We GlobalFoundries is of license Hard go fabricated contract would due a during deliverables earlier a June this this on going design and IoT was tape-out subcontractors, XXXX expectation design on customer and stated a we'll a GlobalFoundries IP. test receive starting of with during contract year millions to and If being semiconductor design ultra-low delivered clarity design, We anticipate the to of completed our program platform. power is XXXX, with will what its expected the IP IP completed first revenue XXXX. a during in lead completed chip second conference taped using during revenue our our during first once chose Hard we large eFPGA commercial XXXX.
In on test of evaluations about completion our XXXX. QX QX announced are This a half incorporates QX. process. will is AI that very years. their IP could quarter for we a is announced November from goes XXXX. In the marketing follow-on revenue the half to second last XX-nanometer excuse we believe I resume associated storefront eFPGA to contract.
In in XXFDX involved tens this XXXX, as our in The SoC that of the that storefront recognition chose the dollars that fabricated me, Hard and planned, second XXXX, XX-nanometer believe of chip QX that or customer in call, one of This leading will line be XXXX. This later a shared the the of have UMC's a test second well-known design contract September eFPGA customer industrial revenue applications. couple The production IP still half of is will recognized solid in I expects targeting be well. We work device for efforts design that XXXX technology with
beyond. We and for royalty revenues expect these XXXX revenue efforts will QuickLogic IP in generate
number infrastructure In have semiconductor proposal proposals a mid-X the in large we sectors contracts, in proposals variety a of large These addition and a some awarded figures. critical of valued these a contract include to with pending, company.
Hard total, SkyWater designs.
In IP delivered TSMC XX-nanometer our X proposals GlobalFoundries unique funded these customer UMC process XXFDX, generated are of we XX-nanometer, by on include RHXX. Some contracts. Australis eFPGA storefront technologies have GlobalFoundries XXLP, These potential and
XXA. to on Additionally, offer we to are company the we believe IP Intel be first Hard eFPGA for track
some generator eFPGA this within proprietary popular Hard rapidly, some eFPGA we deliver customer-specific Hard for deal. IP Given a provides our This Hard very include Australis the a process high-volume technologies, our Once in instances, technology, given eFPGA fact establish advantages. days. multiple big these IP IP can positioning process is
investments to to the IP us further enables process it leverage given technology. establish for Hard First, eFPGA a made we've
lowers it respond quickly that to associated us proposals. to opportunities and our Second, enables costs with
proven deployed period we in can our increases reach solution as be time. short it a a very customers potential that Third, know market have of
that will profitability about benefits penetration. accelerate these asked market the growth, market To we serving. expect often We sectors I'm what our point, are and
industrial As a Defense chip DIB, communications IP in we active mass IP have transportation the production it test today, stands sectors contracts Base Industrial and and in the sector. contract or
communications, and sectors. proposals capabilities industrial, common pervasive production all we of and these, cycles, IP fall addition infrastructure are long programmable umbrella, They mass IT are market very on focused cycles, production the DIB, transportation more cost. long design ASICs In to sectors, These compute, life logic critical have under traits. than the outstanding which in and share have users
on the month.
The U.S. for this DIB Commerce see later Defense go Commerce fund DoD to we infrastructure will focus Department of fund contractors. primary variety Department of live applications our developments examples advance Department The is contracts agenda. are You to used updated of be will targeting broader critical that a of its will a product website by technology. The that of has and
outstanding proposals We our for strategy. have core advanced that technology X in fit initiatives business well
while are proposals, upon.
In the selected. million. These conference as $XX addition we in to router prime pending the partnered In having proposal as that potential won process chiplet early of of we not contractor. exciting, we were past prime X also X that the our we tranche recently to large learned submitted where referenced have contract the expand proposals the a strategic companies with We calls, in fourth combined proposals for as too that very value contractor I XXXX, bids the
did value from our not As only proposals proposals best The new been replaced partially removed has incorporate with and we tell, can these funnel to FPGA elect of opportunities. these technology.
IP. quickly.
We programmability. As opportunities funnel we new we the of factors, today one value will designs about together, which to of several traction a targeting shiny edge that in Hard the a vertically as our very million. programs being side to are like stated The remain are these with case, in large for integrated by are chiplet fabrication merchant first Chiplets high I believes recent optimistic volume, the of that integrating already low-power believe and he used my require in XXXX. large at companies $XXX could designs. are be winning for in our committed eFPGA merchant for that Intel Due chiplet in YorChip, In are move QuickLogic very Johal, but this the odds processes the designs. CEO communication that of of already to are positioned well and fully build IP eFPGA of second very is and inbound chiplet forward least Kash funded that he AMD, future developed eFPGA leader high from contract and have these have inquiries the using half coin is anticipate result, XXXX most NVIDIA semiconductor of designs We jointly companies part,
product will ranging chiplet X lots. eFPGA this over expanded be forward, line million lots XX,XXX Going devices to to include from
and our in prior lead intended of XXXX. from And several use design time opportunities increase be to and $X.X QX release of outlook, identified the working display IP also the focus October, with QX to proprietary well-qualified half designs It and customer a the most we are QX by standard our companies is They that recent approximately specializes the revenue contract for supported is first the our customers forecast, these into during a increase distribution U.S. initiated FPGA opportunities.
Aurora ] demand, RTL at capabilities eFPGA software All X mature discrete by the our should XXXX. Turkey or We of solutions X.X a is our is Synopsys unique on [ our internationally for we with UCIe SX design. to joined our line team, largest in previous QuickLogic used yielding during year Version coverage shipments license these coverage shipments are already Consistent a In Synplify in provides collectively new The aerospace UAE. value military short customer of X.X our as shipments schedule for companies. they conference added of customer-specific SX Driven suite QX. In eFPGA will released enhance its they product source In I into FPGA software. full combined and have bridge integration industry MAGENTA Version forecasted, distributors smartphone tech results. during forecasting sequentially low XXXX. EOS which million. by call, entered customer synthesis open extend components anticipate we coverage and customer in since and and forecast, could broaden year. the our headquarters, a increased point in in agreements modest will with interface, for XXXX.
In our designs we new DIB. world.
In our EOS of we MAGENTA the new and high-speed expand to are current market tool strategic with on have and chiplet last meeting to discussed with our of the comprised with FPGA that bitstream. eFPGA of In to again line customers seamless QX earlier comprehensive
its QuickLogic XXXX. this customers optimize In Aurora to testing power, expand integrate enhance so Synplify Synplify enable will will performance expected QuickLogic are these markets. for customer area, our customers as known our Synopsys will quarter work further PPA. to suite broadly in full to that architecture, with some beta will which tool We in a designs QX lead factors, Synplify use critical design applications, release unique eFPGA tools will support and environment. Synplify integrating available familiar Synplify enable flow also in our for eFPGA
now Turning to SensiML.
close over feature edge is generative that with solution data sets command of rapidly production covered we ML, System-on-Chip new can to source is top-tier of launched using with voice of SensiML, for accelerator remarks. Through chipIgnite of AutoML for prototype optimized Elias companies call, platform the support in its our identification and April tools to solution As please is with RISC-V open open our build its The platforms month a software. enables development SensiML learning SensiML new for to scheduled also edge let the eFabless results their for developers to AI applications now microcontroller ahead. conference SoC last I ML ultra-efficient use AI for source announced and SensiML review for With applications. collaborating October enable source voice XX, AI/ML its specific last development the launched will first SensiML applications. Elias, AutoML a custom closing the planned RISC-V. X and turn SoCs.
With open complete follow.
On XXXX support, call to announced rejoin tailored models me AI/ML on SensiML's tool to RISC-V financial training developers hardware. now Piccolo has for the that, this recognition, that run Piccolo speaker AI a create SensiML machine go collaboration launch AI,