Brian C. Faith
customer. base very will near already first the Good fact eFPGA on also contract jam that that IP delays growth, cash expect XXXX. anticipate Due direct-to-storefront contract quarter will finalized afternoon, defense little our expected for and QX good XXXX news in full
Last we perfectly revenue in $X.X all key pushed industrial a is This over rebound Thank will and term, or the profitability, we guidance, we QX we flow customer quarter a awards log processing significant hard we DIB use now with you, and joining will of Due fourth solution. than for revenue Alison. the the of recognition new previously anticipated. everyone, that to fabrication XXLP call. conference that midpoint external awards, enables contract we is you the certain at lower and XXXX and forecast below out we week, revenue hard application, thank of reported GlobalFoundries slightly QX in XXXX XXXX. books our algorithms, week, the several revenue by beginning the suited IP awarded which X-figure contract solid has With contracts in eFPGA be eFPGA our new some for loosened. a begin DIB eFPGA X be eFPGA changing QX new now we had more IP non-GAAP to and positive delayed profitability will a established for a revenue phase QX have were XXXX cash hard a flow
Last low-power what and or process, IP million with process year GF. in hard another The
We the and in QX to revenue services balance recognition in IP be could carry half second of XXXX. awarded and into this expect We contract anticipate the of begin design XXXX.
as Following begin early as expect that, XXXX. could storefront we revenue
have contracts the our materialize years. this several another design may of existing the couple direct-to-storefront
Earlier next eFPGA this be will earlier, that won what we While during we some IP good with hard believe storefront is an month, potential customer. new of of first contracts
is data core We these risks, benefits Having development to will the addition have our and this shortens The core form which IP year. off-the-shelf lowers and proprietary converter become for that revenue recognition designs financial leverage from wireless start in IP, to using a hard anticipate eFPGA also a fabrication benefit the design an developed we In established developed of us this our using improved processes big generation favorable process a hard and IP meaningful for a to customer in work we our we've completed Australis with previously cycles, fabrication deal. margins. hard tool. IP provides IP already application ability use for will
brings potential for of the to million. roughly the of government The of valued options, the is on FPGA $XX this total addition we million recent wins, tranche million. these awards In award currently $XX fourth at total tranches XX. approximately our X $X.X future contract, including announced the contract strategic through radiation-hardened to December This
permission are to and of scope seeking the expanded test We details more share program on chip timeline. the
for we anticipated these X we be our contracts QX figures. thereafter. the and value NDAs of within the process recognize the in awarded revenue is Intel Due If expect may both to the in all investment IP to there the for stands of mid-X hard be shortly Turning hard company significant it the delays that XXA. made awards be expect to XXXX. QuickLogic during outlined formal are eFPGA to contracts timeframes XXXX We and that as the to awarded of the XXA, customer, contracts forward. combined believe by the optimized one weeks Intel first very position second keep realize The contract the eFPGA Please that of unique returns with press investments of today, mind, has solid is provide in ahead this us in IP only contracts. release is we announcements on to going these will approval,
Analog value the November acquisition of products. companies landscape, our standard a incorporating competitive into Devices their Logix. announced that embracing last the is Flex testament the capable most are eFPGA of semiconductor to clear large competitor, Turning This
Since to Following VP this the we Sales. we customers of can as the secure void customers multiyear QuickLogic. IP there Jaros, IP a Logix longer to new now a announced for introduce Logix' acquisition, licensing, will appointment of the Sales, of is of moving fill. the that QuickLogic for the be no in with Andy eFPGA is Logix' true Flex former Flex benefits Flex partner. former notable is VP available particularly This new that Andy have market closely eFPGA that roadmaps long-term working need to
the production test during is a in an cases number progress for in that IP also existing revenue some XXXX A our in scheduled these of few chips to Now are our on decade. cases, royalties hard is long contribute to months. eFPGA our that hard contracts storefront eFPGA that contracts been let lead to to new and or are because cases, that chip me tail contracts stream some are update validation These good a more take IP to our years, license following IP. have a last revenue. will IP of hard can in a several include and cases, that eFPGA moment This commonly milestones completed in and several These of extend significant important test illustrations and tape-out, and have attached revenue for a designs than validation. achieved
we X first contracts target of the XXXX, processes. quarter During that announced XX-nanometer
will deliverables IP completed first QX with defense is and during QX. customer and core QX QX complete, during during cores support GFXXLP industrial-based The revenue fabricated we anticipate process. and contract initial first XXXX core deliverables that be X our development. of With the includes the second We our recognition for the a in customer chip on nominal test
eFPGA mentioned earlier. leverage We XXLP revenue we the hard to will recognition I contract for the this for accelerate contract IP new developed
of well-known second on manufactured been based SoC XX-nanometer a a the recognized is during chip our and IoT deliverables large evaluated design industrial process being is QX. targeting new ultra-low revenue a Their currently commercial applications. for that is the associated customer. with on and international company. The contract and power TSMC's variety test has AI completed contract is We by this This
to early IP. XXXX, shared incorporates in a We QX,
In be the which eFPGA customer a expect that completed November evaluation at decision will taped device a for that design. we customer a make I second regarding new out our the hard point
revenue we are update IP revenue back revenues involvement that efforts engagements. eFPGA marketing will our This are GF's that half license year will The the second customer our goes generate to and company if of anticipate new substantial beyond. chips has a design platform. quick to tape-out Since and a fabrication. as
In design have during will holding uptick be We with all customer we the IP QuickLogic going was anticipate design While of with completed and recognize of
A and eFPGA a resume test second These definite these planned, XXFDX we production ASIC currently its YorChip. attended in half Summit September using delay are our has in subcontractors, with during XXXX, fabricated from in recognition eFPGA on successful for hard the incorporate this potential production IP call, November annual couple for royalty a last chip a UMC's fabrication expect starting their XX-nanometer for hard the be year. interest test IP. very announced well. in have chiplets. process. semiconductor We we
In will engaged this fabricated winning pattern chiplet be hard work storefront technology multiple design a which believe design nodes we one on due already XXXX, means foundries our half we for we to that in XXXX target evaluations Chiplet this design a the are continued and XXXX the leader of developed a opportunities fabrication now a this in and global conference we of XXXX. other leading during has in very and will we January years. chose The hard announced that first chose continue customer IP. There customer eFPGA we able on and If revenue quickly fairly of their the designs
I schedules with YorChip's are seeing the chiplet, right YorChip's that in solutions. Kash year XXXX which also AI elevated we coincide of should think well Edge. merchant well the be CEO, with in his at interest dovetails is forecast Johal, will This the introduction for chiplet the inferencing
As technology our of previously for of eFPGA existing already our an one leveraging IP a AI Edge that mentioned is inferencing hard application. customers matter fact, I
contracts
In for with some solutions. very solutions using existing may to X.X website. that targeting we with chiplet IP. evolve about can to hard you market ASIC Aurora include released our continuing read eFPGA work enhancements companies chiplet chiplet we QX. already that solutions our our internal ASIC significant includes Aurora in line that X.X We on forecast, While merchant are have develops, are the various
Pro integration helped which already and believe us software. this, the Following customers testing. Aurora integrates one us was we This large more will beta driven synthesis of integration worked X.X, who during Synplify of closely I win released The by many new contracts we FPGA Synplify earlier, strategic Synopsys' mentioned with has follow.
during our the they later Aurora calls
The we've of We this discussed total, distributors are some X.X include with updates have for the last of In value more quarter. well. X further new version conference doubled release they opportunities to executing design addressing. very QuickLogic detail are in pace than are on that
in for a mentioned opportunities discrete QX is the quarter. IP I value forecast this are quarter, they of sequentially I shipments sequential shared with in advancing bulk the last EOS forecasting the SX in new SX of we hard designs, also eFPGA last XXXX. and In QX FPGA EOS modest increase new line While XXXX, increased are
likely XXXX, new extend While in the decrease demand to designs EOS our continue primary is that for smartphone older scheduled customer will to SX XXXX. using in designs
or that Turning comment SensiML, a assets. discussions exploring next Directors there now were of earnings ongoing, the results, before the now full company closing announced solid turn Due to call SensiML. Last financial sale we that and our and to than go review rejoin any for our Elias profitability for of month, for is other regarding
With possible and of from SensiML. year actively preliminary please does Board so contributions our cannot include let will growth for we over our ahead. options and me diligence remarks. is a the conclusion I I outlook the call Elias, expect not its that,