10908 patents
Page 66 of 546
Utility
Pose estimation for mobile autonomous apparatus at fractional time periods of a complete sensor sweep
16 May 23
Apparatus for determining a current pose of a mobile autonomous apparatus is presented.
Xuesong Shi
Filed: 28 Aug 17
Utility
Fast response load current sensing apparatus and method
16 May 23
A fast load current sensing apparatus and scheme provides instantaneous detection of peak current excursions using low silicon area and power efficient techniques.
Neha Bhargava, Arvindh Rajasekaran, Anup Deka
Filed: 16 Dec 20
Utility
iov09d6bfopsy974dhzzhr
16 May 23
Techniques related to generating holographic images are discussed.
Alexey Supikov, Qiong Huang, Ronald T. Azuma
Filed: 10 May 22
Utility
9142bf4xz2s9oq8ro 05
16 May 23
Methods, apparatus, systems, and articles of manufacture are disclosed to improve computing device power management.
Chee Lim Nge, Maximilian Domeika, Soethiha Soe, James Hermerding, II, Zhongsheng Wang, Wessam Elhefnawy, Efraim Rotem, Christopher Joseph Binns
Filed: 26 Jun 20
Utility
kp9mca8oeh5dt5e9qe58xlts6dhtn fscym8sylcs5rlhm3bi2w46
16 May 23
Apparatus, systems, and methods provide an interface between a plurality of hardware resources of a node and a power manager.
Federico Ardanaz, Jonathan M. Eastep, Richard J. Greco, Ramkumar Nagappan, Alan B. Kyker
Filed: 24 Jun 21
Utility
eq027wy5vlutz561xb5my1mlo94bbcpsgd8zm5eg3hl77q33esfo5t57x
16 May 23
When the speed of head movement exceeds the processing capability of the system, a reduced depiction is displayed.
Ravindra A. Babu, Sashank Ms, Satyanantha R. Musunuri, Sagar C. Pawar, Kalyan K. Kaipa, Vijayakumar Balakrishnan, Sameer Kp
Filed: 7 May 20
Utility
jtriarrn ra67ndsvhbrhvwkjtw6xs
16 May 23
Attestation of operations by tool chains is described.
Vincent Scarlata, Alpa Trivedi, Reshma Lal, Marcela S. Melara, Michael Steiner, Anjo Vahldiek-Oberwagner
Filed: 24 Dec 20
Utility
res b0y1krbf907sjmku50ffyz3q
16 May 23
A processor includes an execution unit and a processing logic operatively coupled to the execution unit, the processing logic to: enter a first execution state and transition to a second execution state responsive to executing a control transfer instruction.
Vedvyas Shanbhogue, Jason W. Brandt, Ravi L. Sahita, Xiaoning Li
Filed: 17 Aug 21
Utility
rcfreszktla13jhk02fmo3wnh6ylv71afkyj3 474ke8h
16 May 23
Systems, methods, and apparatuses relating to instructions to multiply floating-point values of about one are described.
Mohamed Elmalaki, Elmoustapha Ould-Ahmed-Vall
Filed: 13 Dec 19
Utility
bpwre tnz8mayj7qqu4kmbg26kx2zk0sxk
16 May 23
A method of an aspect includes receiving an instruction indicating a destination storage location.
Elmoustapha Ould-Ahmed-Vall, Seth Abraham, Robert Valentine, Zeev Sperber, Amit Gradstein
Filed: 14 Dec 20
Utility
xmwuenmpmccpolvfucd725s4ltf18bupshilm2
16 May 23
Methods, apparatus, systems and machine-readable storage media of an edge computing device using an edge server CPU with dynamic deterministic scaling is disclosed.
Stephen T. Palermo, Nikhil Gupta, Vasudevan Srinivasan, Christopher MacNamara, Sarita Maini, Abhishek Khade, Edwin Verplanke, Lokpraveen Mosur
Filed: 8 Nov 19
Utility
88mwu9mh6hxml9ylu2zg i2h70f9
16 May 23
Disclosed examples to perform instruction-level graphics processing unit (GPU) profiling based on binary instrumentation include: accessing, via a GPU driver executed by a processor, binary code generated by a GPU compiler based on application programming interface (API)-based code provided by an application; accessing, via the GPU driver executed by the processor, instrumented binary code, the instrumented binary code generated by a binary instrumentation module that inserts profiling instructions in the binary code based on an instrumentation schema provided by a profiling application; and providing, via the GPU driver executed by the processor, the instrumented binary code from the GPU driver to a GPU, the instrumented binary code structured to cause the GPU to collect and store profiling data in a memory based on the profiling instructions while executing the instrumented binary code.
Konstantin Levit-Gurevich, Aleksey Alekseev, Michael Berezalsky, Sion Berkowits, Julia Fedorova, Anton V. Gorshkov, Sunpyo Hong, Noam Itzhaki, Arik Narkis
Filed: 8 Nov 17
Utility
ffwy6aj44b4887hj28uvhazoxfa rw2958uwcee5h87bex2zn53hgdjfw
16 May 23
A mechanism is described for facilitating optimization of cache associated with graphics processors at computing devices.
Altug Koker, Balaji Vembu, Joydeep Ray, Abhishek R. Appu
Filed: 7 Apr 22
Utility
ez0buashxtf1u5p 3a39tgdf5m0g8kog8bi
16 May 23
Technologies for secure key provisioning include a computing device having a processor with secure enclave support and a manageability controller.
Richard Edgecombe, Reshma Lal
Filed: 28 Dec 18
Utility
chpyo5xzqy4 b9sc32bvhdiic4aik5qf16dy02r
16 May 23
Embodiments of apparatuses, methods, and systems for highly scalable accelerators are described.
Philip R. Lantz, Sanjay Kumar, Rajesh M. Sankaran, Saurabh Gayen
Filed: 24 Aug 21
Utility
p4wkfrtvwrd5fy1 2jpv4
16 May 23
An apparatus is described.
Francesc Guim Bernat, Karthik Kumar, Mustafa Hajeer
Filed: 30 Jun 21
Utility
0j0xpjojiiclws92ja3lxjoy6yd4s
16 May 23
A processor executes an untrusted VMM that manages execution of a guest workload.
David M. Durham, Siddhartha Chhabra, Ravi L. Sahita, Barry E. Huntley, Gilbert Neiger, Gideon Gerzon, Baiju V. Patel
Filed: 21 Jul 20
Utility
6i3xi67z68aebnsxatpb5rcd
16 May 23
Various embodiments are generally directed to an apparatus, method and other techniques to determine a secure memory region for a transaction, the secure memory region associated with a security association context to perform one or more of an encryption/decryption operation and an authentication operation for the transaction, perform one or more of the encryption/decryption operation and the authentication operation for the transaction based on the security association context, and cause communication of the transaction.
Brian S. Hausauer, Lokpraveen B. Mosur, Tony Hurson, Patrick Fleming, Adrian R. Pearson
Filed: 22 Apr 21
Utility
m092ggz5digsxxx3l3sh3fp52pio4pzrip6dz9cqchj4li
16 May 23
An apparatus to facilitate enabling secure state-clean during configuration of partial reconfiguration bitstreams on accelerator devices is disclosed.
Alpa Trivedi, Scott Weber, Steffen Schulz, Patrick Koeberl
Filed: 21 Dec 20
Utility
pcdmxj87nnoas86pqaf4l7yyc48ojj
16 May 23
An apparatus to facilitate enabling stateless accelerator designs shared across mutually-distrustful tenants is disclosed.
Alpa Trivedi, Carlos Rozas
Filed: 4 Apr 22