1577 patents
Page 69 of 79
Utility
Semiconductor device including a substrate contact plug and manufacturing method thereof
27 Jan 20
A substrate contact plug which is connected to a wiring and a semiconductor substrate and does not form a circuit is formed in a seal ring region in a peripheral portion of a semiconductor chip region.
Hiroaki Sekikawa, Shigeo Tokumitsu, Asuka Komuro
Filed: 27 Feb 18
Utility
Semiconductor device and electronic apparatus including semiconductor chips including an insulated gate bipolar transistor and a diode
27 Jan 20
An electronic apparatus includes a wiring board including a main surface on which a first wiring and a second wiring are formed, a first semiconductor device mounted on the main surface of the wiring board, and a second semiconductor device mounted on the main surface of the wiring board.
Akira Muto, Norio Kido
Filed: 27 Sep 18
Utility
ea17eio10reh1zy0r0evqazlu008t4bp03l2yrx0hll20h
27 Jan 20
The reliability of a semiconductor device is improved.
Shigeki Katou
Filed: 28 Dec 17
Utility
l11brbonfqvbbzik4qnq8djw53wwm2xsranj32h1bzp
27 Jan 20
Provided is a stable manufacturing method for a semiconductor device.
Masaaki Shinohara
Filed: 18 Jan 17
Utility
x33jxwlugm ouo8ypsoddudzn5ad9m4i
27 Jan 20
The present invention provides a method of manufacturing a semiconductor device to improve the manufacturing yield of the semiconductor device.
Tetsuji Togami
Filed: 15 Oct 18
Utility
pudrz23sk3pqlv0jlp g13zknxjhla196xnd81jdpmvtzglzacc4
27 Jan 20
A semiconductor device according to related art has a problem that a clamp voltage that clamps an output voltage cannot adaptively vary in accordance with a power supply voltage, and it is thus not possible to reduce heating of a semiconductor chip to a sufficiently low level.
Akihiro Nakahara, Makoto Tanaka
Filed: 24 Apr 17
Reissue
szq6o0vkl7d95u1q4ys2iyj6pxx ih
27 Jan 20
A semiconductor memory having a memory cell structure capable of reducing soft error without complicating a circuit configuration.
Koji Nii
Filed: 28 Jan 19
Utility
0lbuzs0941llr6umudloqafuyzkn5m3dlox
22 Jan 20
The memory includes a first descriptor area and a first data area corresponding to the first OS, and a second descriptor area and a second data area corresponding to the second OS.
Masaru NAGAI
Filed: 27 Jun 19
Utility
qbzz8jhlfdfmq5 fbzgdh6cewdc
22 Jan 20
A memory cell, which is a nonvolatile memory cell, includes a gate dielectric film having charge storage layer capable of holding charges, and a memory gate electrode formed on the gate dielectric film.
Masao INOUE, Masaru KADOSHIMA, Yoshiyuki KAWASHIMA, Ichiro YAMAKAWA
Filed: 24 Jun 19
Utility
xi5nxc3ykh3thiud46nur94lvbgvj0f420ng1itu4kii962cs
22 Jan 20
Osamu SOMA
Filed: 24 Jun 19
Utility
uzjjtik8g6jju3ohf1c4b2dlg7acho22 grwqes5ls08z7wm
20 Jan 20
Provided is a semiconductor device including: an AC voltage generation unit that generates an AC voltage having an amplitude according to a control signal; a resistance element provided in series with a measurement target, the AC voltage being applied to the resistance element; a voltage detecting unit that detects that a difference voltage between two ends of the resistance element has reached a specified voltage; and a control unit that outputs the control signal to the AC voltage generation unit to cause the AC voltage generation unit to generate the AC voltage so that the difference voltage reaches the specified voltage, based on a detection result of the voltage detecting unit.
Masato Hirai, Siewling Lim
Filed: 13 Sep 15
Utility
1lvm9ski3wmg2l9pxqayoq4nwgsljn8x3 7krcizy6nsw
20 Jan 20
An operating condition is controlled from viewpoints both processing capacity and power consumption.
Takahiko Gomi, Ryu Nagasawa, Gaku Inami
Filed: 29 Nov 17
Utility
h664lu0 wb0a0u6scbvk9grlso8i8nwythzst87n5zh9rxnctwwoe
20 Jan 20
In a processor including an instruction prefetch buffer to prefetch a group of instructions with continuous addresses from a memory, the probability of occurrence of the situation where a bus is occupied by the instruction prefetch more than necessary is reduced.
Hajime Yamashita, Tatsuya Kamei
Filed: 7 Mar 18
Utility
6yux adohz26squttyyv
20 Jan 20
Error notification by a bus master for a speculative access and error notification by a bus slave for a non-speculative access are achieved while a circuit scale of the bus master is suppressed.
Hajime Yamashita
Filed: 18 Apr 18
Utility
45bh65khfujpviiprm9p1sgwxbes4s3xhlswmnuug5j04x rfp48vs6rpmk
20 Jan 20
Naoki Mitsuishi
Filed: 18 Nov 17
Utility
4r0rzcp58wxp96sj3nwie0 46
20 Jan 20
A security camera system capable of reducing an amount of information without degrading useful information is provided.
Kentarou Niikura
Filed: 16 Apr 18
Utility
j5tle8fcs49wcgywv1yp9emw64sur1iph 7s8ybntae7239zmbt60ah
20 Jan 20
A semiconductor storage device includes: a first memory cell joined to first and second word lines and a first match line; and a second memory cell joined to the first and second word lines and a second match line.
Makoto Yabuuchi
Filed: 8 Jul 18
Utility
obhjexqpigzyfs8c4fd9sffrfc8roq6l33ns6lhj4gacms8zok
20 Jan 20
A semiconductor device is comprised of a memory cell array with multiple memory cells arranged in a matrix, multiple bit-line pairs provided for each memory cell column in the memory cell array, multiple input/output circuits provided respectively corresponding to the multiple bit-line pairs, and as interface control circuit that controls the data input/output to the multiple input/output circuits when performing the data write and data read for each memory cell row in a normal mode.
Shinji Tanaka
Filed: 8 Apr 18
Utility
542t6mtsancys0v5ioc8tav1wq9e0pzng83jue2pklb6woaymlvr0jn2lsg
20 Jan 20
A semiconductor device includes a semiconductor chip mounted over a wiring substrate.
Kazuyuki Nakagawa, Keita Tsuchiya, Yoshiaki Sato, Shuuichi Kariyazaki, Norio Chujo, Masayoshi Yagyu, Yutaka Uematsu
Filed: 29 Oct 18
Utility
8a2km34mex6qndu1dzn u61379we
20 Jan 20
The semiconductor device includes a first inserter and a second inverter which is connected thereto in series.
Takeshi Okagaki
Filed: 6 Jan 19