1577 patents
Page 57 of 79
Utility
Semiconductor Device and a Method of Manufacturing the Same
1 Jul 20
For simplifying the dual-damascene formation steps of a multilevel Cu interconnect, a formation step of an antireflective film below a photoresist film is omitted.
Katsuhiko HOTTA, Kyoko SASAHARA
Filed: 11 Mar 20
Utility
Method of Manufacturing Semiconductor Device
1 Jul 20
The reliability of the semiconductor device is suppressed from deteriorating.
Shibun TSUDA
Filed: 17 Dec 19
Utility
nv211vswcefids1o2wg aqsx8guc55ozm4yf9
1 Jul 20
A preferred aim of the invention is to provide technique for improving reliability of semiconductor devices when using a low-dielectric-constant film having a lower dielectric constant than a silicon oxide film to apart of an interlayer insulating film.
Masahiro MATSUMOTO, Masahiko FUJISAWA, Akihiko OSAKI, Atsushi ISHII
Filed: 5 Mar 20
Utility
12acqr31re9ousxgjubcsq8jd7n rqckiimojgaic73llis41ucng8m9hx
1 Jul 20
A semiconductor device whose performance is improved is disclosed.
Tamotsu OGATA
Filed: 8 Mar 20
Utility
o532g6 a7wt9cmzjtqr47g4t5dtkkmdxaucfd4spp6oxv5vgp9fvstn
1 Jul 20
The semiconductor device includes, in plan view, a gate electrode having a first portion located on a side surface portion where a plurality of emitter regions are formed, and a gate electrode having a second portion located between the plurality of emitter regions.
Nobue MAEKAWA
Filed: 9 Dec 19
Utility
4g3gieg5606w093h25pka8uy4mes8woquap1yy9ux1h
1 Jul 20
A semiconductor device having an IE-type IGBT structure is disclosed.
Nao NAGATA
Filed: 2 Dec 19
Utility
wqyrigb2 wfsay03ixhifsuc0cholwbjosva6ckch1hbwfv7v
1 Jul 20
A conventional analog-to-digital conversion circuit has a problem that conversion errors cannot be suppressed.
Tetsuo MATSUI, Keisaku SENTO, Tomohiko EBATA
Filed: 16 Dec 19
Utility
v54bb1xmkyqtja430h mgccg52yf6rda4m2vlxhrh7tk5
1 Jul 20
The power line communication device detects inverter noise from the voltage waveforms of the power line, and executes the output of the transmission signal in a period in which it is determined that the signal amplitude of the transmission signal in the transmission processing unit exceeds a predetermined value from the output amplitude of the inverter noise, and stops the output of the transmission signal in other periods.
Kosuke SHIBUYA, Yoshitaka SHIBUYA
Filed: 17 Dec 19
Utility
bukzheb3j5z0avspfnb3yt0dj9na8j37mqpqv9jd0dkj
29 Jun 20
A power supply system includes a plurality of voltage sources, a switch circuit that switches between a state in which the plurality of voltage sources are connected in series and a state in which the plurality of voltage sources are connected in parallel, and a voltage control circuit that boosts an input voltage.
Yoshifumi Ikenaga
Filed: 22 May 18
Utility
61bdqu9i3pmuqc9ijpd3l4cxizs ly7v662o2mk5gtjj1ed485a7xt4li0v2
29 Jun 20
The analog-to-digital converter includes a quantizer for outputting a quantized signal, a sampling circuit for sampling an analog input signal, a dithering circuit for generating an added voltage, and an integrating circuit for integrating a signal on which the added voltage is superimposed and outputting an integration result to the quantizer.
Akemi Watanabe
Filed: 13 May 19
Utility
vc32x1x2q5d9utcttbxvj6mf90wauv
24 Jun 20
A semiconductor device includes a communication unit which receives a frame at a first transmission period, demodulates control information from a received frame, modulates transmission data, and broadcasts a modulated transmission data at a second transmission period as a radio frequency packet signal, a period determination unit which determines the second transmission period based on vehicle information, and a transmission and reception control unit which generates a transmission timing trigger signal for determining a transmission timing of the transmission data based on the control information and the second transmission period, and outputs the transmission data to the communication unit in synchronization with the transmission timing trigger signal.
Hiroshi CHANO, Suguru FUJITA
Filed: 31 Oct 19
Utility
uknikrz4ien219f8a1yjqzjg1a15wi16j45ig4ci1xspdimg18bn
24 Jun 20
A semiconductor device includes a first insulating layer, an optical waveguide formed on the first insulating layer, a fixed charge layer formed on the first insulating layer such that the fixed charge layer covers the optical waveguide, and a second insulating layer formed on the fixed charge layer.
Seigo NAMIOKA, Yasutaka NAKASHIBA
Filed: 19 Dec 19
Utility
u1pboa0wah7ysyocwaqj przq9jgto02xqf1l7n7d
24 Jun 20
A semiconductor device for achieving consistency of data is provided.
Katsushige MATSUBARA, Seiji MOCHIZUKI
Filed: 13 Nov 19
Utility
xutvvo r83h7v6rkr70e6jgd4
24 Jun 20
When a plurality of write data is merged to generate a code for protecting data stored in the main memory, the write data is protected in the memory controller.
Sho YAMANAKA, Nobuhiko HONDA, Takahiro IRITA
Filed: 14 Nov 19
Utility
9m3oig04o5j8zac3 i37x5r5qqeo7e7nb3bhncw1mrbl24
24 Jun 20
A semiconductor device includes an interrupt control circuit that receives a plurality of interrupt signals from the circuit blocks and outputs an interrupt request to the processor, and an interrupt monitoring circuit that corresponds to one of the interrupt signals and includes a setting circuit for setting a monitoring type and first and second monitoring periods.
Kyohei YAMAGUCHI, Daisuke KAWAKAMI, Hiroyuki HAMASAKI
Filed: 1 Mar 20
Utility
e09eufwash08mk34x7puhm5v1ysl8 ri
24 Jun 20
A semiconductor device includes an image data acquisition circuit which acquires a plurality of first captured image data and a plurality of second captured image data at a first time and a second time, an adjustment region determination circuit which detects a target object from the plurality of first captured image data, and determines an adjustment region by estimating a position of the target object at the second time, a color adjustment circuit configured to determine a color adjustment gain based on the adjustment region, and perform color balance adjustment processing on the plurality of second captured image data based on the color adjustment gain, and an image synthesis circuit configured to synthesize the plurality of second captured image data so that overlapping regions included in a plurality of images of the plurality of second captured image data overlap each other.
Hirofumi KAWAGUCHI, Akihide TAKAHASHI
Filed: 3 Nov 19
Utility
j04qvly25ltynxva8fo5 0uktkuvohgijhgth
24 Jun 20
A semiconductor device includes an image acquisition circuit which acquires a plurality of captured image data obtained by capturing a plurality of images, an estimation source image generation circuit which cancels effects of initial color adjustment processing on each captured image data to generate image data of a plurality of estimation source images, a readjustment circuit which divides each estimation source image into a plurality of processing regions to perform color balance readjustment processing for each processing region, and an image synthesis circuit which synthesizes the image data of the plurality of estimation source images so that overlapping regions included in the estimation source images overlap each other to generate image data of a synthesized image.
Hirofumi KAWAGUCHI, Akihide TAKAHASHI
Filed: 31 Oct 19
Utility
kkdu4un25nx6e dyoy8ugsllsact5ara
24 Jun 20
A semiconductor device capable of improving operating margins is provided.
Makoto YABUUCHI, Shinji TANAKA
Filed: 29 Oct 19
Utility
p2t2bke7gd4v4o3jz03m3j4393kzpy0tsv5px8fuut9nladd75
24 Jun 20
A semiconductor device has a memory circuit and a logic circuit coupled with a memory circuit. the memory circuit included a memory array in which memory cells are arranged in a matrix, an input/output circuit for writing data to the memory cells and reading data from the memory cells, and a control circuit for generating a control signal for controlling the input/output circuit.
Yuichiro ISHII
Filed: 12 Nov 19
Utility
55n1irgc0wpjg0fotre2avqhw
24 Jun 20
A characteristic of a semiconductor device having a back electrode including an Au—Sb alloy is improved.
Yuji TAKAHASHI, Masaki WATANABE, Masashi SAHARA, Kentaro YAMADA, Masaki SAKASHITA, Shinichi MAEDA, Yoshiaki YAMADA
Filed: 19 Dec 19